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Abstract 
This paper describes the performance prospect of underlapped single-gate ultra-thin 
(USU) SOI MOSFET with a low-k or high-k gate dielectric from the viewpoint of both digital 
and analog applications. Increase in underlap length suppresses the threshold voltage 
variation as well as suppression of short-channel efects. In addition, the thickness of the 
SOI layer directly impacts the maximization of drive current (i. e., minimization of intrinsic 
delay time). Since the fringe capacitance is reduced in introduction of underlap region, 
effective gate capacitance is also reduced, while voltage gain of the device rises. Since 
apparent rise of cut-off frequency stems from the reduction of voltage gain, advancement of 
analog performance is inhere叫 ylimited. 
Use of a high-k gate dielectric basically reduces the gate-induced drain leakage (GIDL) 
current, while short-channel effects are degraded. In the case of very high dielectric 
constant, however, a very high electric-field region appearing far from the gate edge 
becomes a new source of high GIDL current. So, optimization of the dielectric constant of 
the gate insulator is required. 
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1. Introduction 
17 
The short-channel effects of the sub-30-nm SOI MOSFET appear to limit the performance 
improvements possible with simple down-scaling. It is thought, however, that multiple-gate 
SOI MOSFET, such as SOI FinFET1l and triple-gate (TG) SOI MOSFET叫willmake a 
technical breakthrough possible. However, it is already understood that a simple fin structure 
does not give a desirable solution of SOI FinFET or TG SOI MOSFET列whichsuggests that 
optimization of device parameters or the proposal of an advanced device structure is needed 
for practical applications. 
On the other hand, an SOI device with a source/ drain (S/D) away from the gate edge (so-
called'underlap') is interesting because the short-channel effects can be suppressed through 
the relaxation effect of the drain-induced field4・5l_ It has been predicted recently6) that 
underlapped single-gate ultra-thin (USU) SOI MOSFET may offer the sharp subthreshold 
swing (SS) and short intrinsic delay time (T) that we would expect from a sub-50-nm channel 
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device, although USU device parameters will have to be well tempered7). In addition, high-k 
gate material must be introduced to advance the USU device performance in future. 
However, impact of the use of a high-k gate dielectric has not yet been extensively discussed. 
In modern applications of MOSFETs, the RF performance of USU devices is simultaneously 
required because fast AD/DA transformation is necessary in circuitry. For this reason, a叫 og
performance should also be discussed. 
In this paper, we will discuss fundamental d. c. and a. c. characteristics of USU SOI 
MOSFET and the impact of use of high-k gate dielectric on the d. c. and switching characteristics 
of the USU SOI MOSFET with a view to optimizing the device structure by tuning device 
parameters, such as the underlap length (Lno). We will address the trade-off of d. c. and a. c. 
characteristics and how to optimize the device performance. 
2. Simulations 
We used the device simulator DESS/, ゞ forthe hydrodynamic transport model. Device 
structures assumed are shown in Fig. l; (a) conventio叫 USUdevice (device A), (b) USU device 
with a high-k gate dielectric (device B)叫and(c) USU device with a stacked gate dielectric 
(device C). Equivalent oxide thickness (EOT) of the gate dielectric was恥edat 2 nm, and the 
buried-oxide layer (BOX) thickness (tbox) is 100 nm. Four different values of Ln。andtheir 
doping profiles were considered, as shown in Fig. 2. When the peak position of the doping 
concentration in the SID region is away from the gate edge, Ln。increases.The physical gate 
length (70 nm) and the metallurgical channel length (Lmet=30 nm) hold invariant when Lno 
increases; i. e., the overlap length is 20 nm. Here, we don't use the word "effective channel 
length", because the "effective channel length" is significantly modulated with the gate voltage. 
Since the electron density of the low-doped "underlapped region" beneath the gate electrode is 
a strong function of the gate voltage, the effective channel length increases with the gate 
voltage. This mechanism is well known in the lightly-doped drain (LDD) MOSFET10l. The 
body doping concentration (NA) is 3.0 x 1015cm-3, and the peak of S/D doping concentration (Nn) 
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Table 1. Device parameters assumed. 
Parameters 
Gate length, Lg 
Metallurgical channel length, Lmet 
Lateral diffusion length, L1d 
Doping level of SOI layer, NA 
Gate Si02 thickness, t。X
Buried oxide layer thickness, tbox 
SOI layer thickness, tsm 
EOT of high-k gate insulator thickness 
Dielectric constant of high-k film, c high-k 
Values 
70 
30 
17-45 
3 X 1015 
2 
100 
5-15 
2.0 
3.9-50 
Units 
nm 
nm 
nm 
cm 3 
nm 
nm 
nm 
nm 
is 1.0 x 1020cm-3. For simplicity's sake we also assumed an n +-poly-Si gate electrode with the 
doping of 1.0 x 1020cm-3. Since we must extract reliable characteristics of the USU SOI 
MOSFET from the simulations, we assumed device parameters of 90-nm technology node. 
Major device parameters are summarized in Table 1. The threshold voltage (½h) is defined as 
the gate voltage (Vg) at which the drain current Id is equal to (W/Lmet) x 10-7 A. On-state drain 
current (/0n) was calculated at Vg =½h + 0.9 V, with the drain voltage兄=1.0 V. 
3. Results and Discussion 
3.1 d . c.characteristics and switching performance: device A 
First, we will discuss the characteristics of device A, as described in Fig. l(a). In Fig. 3, 
threshold voltage (l'th) dependencies on underlap length (Ln0) are shown for various t 501 values; 
it is assumed Lmet = 30 nm. It is seen that the threshold voltage rises as the underlap length 
increases because the short-channel effect is suppressed. In addition, the incremental value of 
threshold voltage decreases as the underlap length increases. At Ln0= 20 nm, a 5-nm-deviation 
of Lno yields a threshold variation of at most 25 m V, even for tsOI = 15 nm, where the short-
channel effect is the most significant. The influence of local variation of the SOI layer 
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thickness on the threshold voltage is shown by the two arrows: a thinner SOI layer results in 
a smaller variation of threshold voltage. 
In the case of Ln0 = -3 nm, the threshold voltage decreases by 195 m V as t501increases from 
10 nm to 15 nm. In the case of Lno = 25 nm, on the other hand, the decrease of threshold 
voltage is as small as 76 m V when t501 increases from 10 nm to 15 nm. The impact of increase 
in Ln。resultsfrom the relaxation of lateral electric field along the underlap region10l. This 
means that the increase in Ln。suppressesthe threshold voltage variation. The underlap S/D 
structure is very useful for fabrication of short-channel devices. In fabrication of USU SOI 
MOSFET, the influence of doping fluctuation in underlap region should be examined. S.-I. 
Chang et al. investigated the sensitivity of the doping level on GIDL current叫theirsimulation 
results suggest that a'worst-case-based'design is needed. 
In Fig. 4, drive current (/0n) dependence of underlap length (L』 isshown for various t so1
values; device A is assumed in simulations. For t501= 5 and 10 nm, the drive current decreases 
monotonously as Ln。increases.This is due to the increase in parasitic resistance of source and 
drain regions near the gate electrode edge, while the short-channel effects are well 
suppressedrn. On the other hand, for t501 = 15 nm, the drive current has a local peak as Lno 
increases. When Ln。isstil in a small value range, an increase in Ln。leadsto the suppression 
of short-channel effects. However, when Lno is in the large value range, the increase in Lno 
leads to an increase of parasitic resistance of source and drain diffusions near the gate 
electrode edge. This suggests that the setting of the t501 value directly impacts the 
maximization of drive current (i. e., minimization of intrinsic delay time5l). In the present case, 
it is suggested that a better value of t501 is between 10 and 15 nm. It is also worth mentioning 
that variation of the Ion value stemming from a local variation of t 501value is minimal for Ln0 = 
3 nm. 
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3.2 RF analog characteristics: device A 
In Fig. 5, cut-off frequency (fc) and gmlgd ratio dependencies on underlap length (Ln0) are 
shown for various t501 values. The gm/ gd ratio means the small-signal voltage gain (Av) of 
device A -an intrinsic gain. If the cut-off frequency is extracted from the curve of gmlgd ratio 
vs. frequency, as a frequency we get a 3-dB rol-of of the gm! 品ratio.The gm/ gd ratio increases 
as Ln。increases,independently of tsOI values, which is primarily due to the reduction of gd as 
Ln。increases,because the increase in Ln。resultsin suppression of short-channel effects and an 
increase in parasitic resistance. 
The cut-off frequency rises constantly as Ln。increasesfor tsOI = 5 nm. However, the cut-off 
frequency finds its maximum at around Ln。=20 nm for t501 = 15 nm. The mechanism is 
discussed below in detail. In order to analyze the analog behavior, in Fig. 6 the gm value and 
the effective gate capacitance (Cgef) are shown as a function of Lno・Fig. 6(a) shows the 
simulation result for tsOI = 5 nm and Fig. 6(b), for tsOI= 15 nm. For tsOI = 5 nm, the recession 
rate of Cgef is higher than that of gm; the reduction of fringe capacitance (Cfringe) results in a 
rapid decrease in Cg(が Subsequently,the cut-off frequency rises constantly as Ln。increases.
On the other hand, for t501 = 15 nm, the recession rate of gm is higher than that of Cgef for Lno > 
20 nm; the cut-off frequency curve shows a peak at around Ln0 = 20 nm. 
In simulations, the effective gate capacitance (CgeJ is primarily composed of the gate oxide 
capacitance (Sg x C。J,where Sg is the gate electrode area covering the active region of the 
device, and the two fringe capacitances (Ctringe (source) + Ctringe (drain)). Briefly, we have Cgef = 
SgC。X+ cfringe (source) + cfringe (drain). Since the doping level of the under lap region is very low, 
this underlap region is readily depleted by the built-in potential of junction. In addition, the 
underlap region of drain is considerably depleted by the effective gate-to-drain bias. As a 
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result, C1ringe is composed of gate-side-wall-insulator capacitance (Cswi), SOI layer capacitance 
(<> C801), and buried-oxide layer capacitance (<> Csox). Briefly we have Cfringe = jl/Cswi + II<> C801 
+ 1/ <> Csoxけ. Since the dimensions of the device are quite small, the fringe capacitance 
greatly shares Cgef, as anticipated from the above description. A large Ln。lowersthe doping 
level of the underlap region. So, Cgef decreases rapidly as Ln。increases,although it seems to 
approaching specific minimal value. 
3.3 Impact of high-k gate dielectric on performance of USU SOI MOSFET devices: 
devices B and C 
In the following, three different devices A, B and C are examined in order to consider the 
influence of high-k gate dielectric on device characteristics. A band-to-band tunneling model 12・13l 
is introduced in simulations. Fig. 7 shows the IrVg characteristics of USU SOI MOSFET for 
Lmet = 30 nm; Hf02 film (E high-k = 2514)) is assumed as a high-k gate dielectric. The horizontal 
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axis is given by Vg -~h for the sake of comparing the of gate-induced drain leakage (GIDL) 
current. When Lno increases, or a high-k gate dielectric is introduced, GIDL current is reduced. 
In the former case, it seems that, as Ln。increases,the S/D -field relaxation and low-impurity-
density region of the drain diffusion reduces the GIDL current13); and in the latter case, that 
reduction of the S/D fringe electric-field results in a low GIDL current. Therefore, use of a 
high-k gate dielectric can be seen to reduce GIDL current9l. However, Fig. 8 shows that GIDL 
current reduces as the relative dielectric constant of high-k material (e high-k) increases, and that 
it increases again with the e high-k value. This last behavior of the GIDL current looks strange 
because it can be anticipated that a high e high-k value simply results in a significant short-
channel efect15l. In order to investigate the mechanism of the above behavior of the GIDL 
current, we evaluated the source-to-drain profile of the surface electric-field of the device with 
a high-k gate dielectric. Simulation results for device B are shown in Fig. 9 for e high-k values of 
3.9, 10, and 50, respectively. In the case of丘gh-k= 50, we can see a very high electric field 
region far from the gate edge, and it is this region that causes a high GIDL current. Since the 
peak in the electric-field profile is located near the maximal-doping position of drain diffusion, 
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we can conclude that the background physics of the high GIDL current is the same as the 
original one12l. Thus, we must find the optimal E high-k value, so as to reduce the GIDL current16). 
In this paper, it is seen that Hf02 is a good candidate, and that a stacked-gate dielectric relaxes 
the short-channel effects. 
The impact of Ln。onsubthreshold swing (SS) and threshold voltage roll-off (LI 11th) is shown 
in Figs. lO(a) and lO(b), where it is assumed that t501 = 15 nm, Lmet = 30 nm, and LI几=}1th (Lmet 
=30 nm) -11th (Lmet =50 nm). Hf02 (E high-k = 25) is assumed in Fig. 10. A high-k dielectric degrades 
SS and」11th. It is worth stating that the stacked gate dielectric (device C) effectively 
suppresses the undesired degradation of SS and LI 11th. Since the physical thickness of gate 
insulator of device C is thinner than that of device B, the fringe electric field of device C is 
higher than that of device B ; the stacked-gate insulator has successfully suppressed both 
DIEL and BIIBL17). 
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Fig. 11 shows dependencies of intrinsic delay time (r) and I0n on Ln0, where r = CgV0nll0n, Cg 
is the physical gate capacitance, andに=1.0 V. When Ln。increases,I0n increases, because of 
the slight suppression in short-channel effects. After reaching a peak, it then decreases. 
Thereby, the intrinsic delay time (r) shows a certain minimal value. So, we must carefully 
consider the introduction of high-k gate dielectric as the intrinsic delay time (r) increases due 
to short-channel effects. When we require high-speed devices with a low GIDL current, the 
stacked gate dielectric should be applied to the devices. 
3.4 Impact of simulation model on simulation results 
The simulation model often has a strong impact on simulation results, and, in the case of 
ultra-thin SOI MOSFET, the simulation results sh叫 dbe carefully considered 17). We can 
anticipate that the influence of underlap region on device characteristics will be significant 
when quantum effects are incorporated in simulations. because quantum-mechanical surface 
depletion (surface'dark space') enhances the resistance value of the underlap region. In order 
to estimate the impact of quantum effects, as mentioned above, we utilized a density-gradient 
model (DGM)18) as well as a hydrodynamic transport model in our DESSIS simulations. 
Recently, the impact of quantum effect on FinFET with an underlap-gate structure has been 
discussed7l, where d. c. characteristics are primarily evaluated. 
In Fig. 12, we show drive current (I0n) and effective gate capacitance (Cgef) as a function of 
underlap length (Ln。);it is assumed Lmet = 30 nm. t。X= 2 nm, tbox = 100 nm, and tsOJ = 15 nm. It 
can be seen that the fundamental behavior of both I0n and Cgef are almost the same, regardless 
of the simulation model used, and that DGM reduces both I0n and Cgeff・Surface'dark space' 
reduces the effective gate capacitance (~6 %) because Cgef can be estimated by t:。x/ Jtox + (G。X
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Fig. 12 Drive current (I,。n)and effective gate capacitance 
(Cgef) as a function of underlap length (Ln。). It is 
assumed Lmet = 30 nm, t0x = 2 nm, tbox = 100 nm, and 
ts01= 15 nm. 
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I Es) tinv i,where tinv is the inversion layer thickness and es is the silicon dielectric permittivity. 
So, we might conclude that the reduction of Cgef due to DGM primarily results from the 
surface'dark space.'Since the reduction rate of I0n due to DGM (,.,_,8 %) is almost the same as 
that of Cgef, it can be concluded that the reduction of I0n is primarily responsible for the 
reduction of Cgeff・It is also thought that a surplus reduction of I0n of about 2 % is responsible 
for the parasitic resistance of source and drain diffusions. 
In Fig. 13, we show the cut-off frequency (lc) and small-signal gain (gm I gd) as a function of 
underlap length (Ln0) ; itis assumed that Lmet = 30 nm, 1。x=2 nm, tbox= 100 nm, and ts01= 15 nm. 
It can be seen that the fundamental behavior of .fc and gm如 isalmost identical, regardless of 
simulation model, and that DGM promotes an increase in .fc and a slight decrease in small-
signal gain (gmlgd). Since Cgef is reduced, due to quantum effects, 1c naturally rises. The 
influence of quantum effects on intrinsic gain (gm lgd) appears somewhat complicated, and 
further investigation is needed. In the present simulation results, the reduction rate of gm is 
shown to be slightly higher than that of gd. In other words, the impact of parasitic resistance 
on gm is stronger than that on gd・
From the above simulation results, we can conclude that electrical characteristics are 
strongly influenced by DGM, but that fundamental behaviors of those characteristics are 
almost independent of the transport model. Much of the discussion described above will be 
useful in creating a design guideline for underlap gate SOI MOSFET. 
4. Conclusion 
This paper describes the performance prospect of underlapped single-gate ultra-thin (USU) 
SOI MOSFET with a low-k or high-k gate dielectric from the viewpoint of digital and analog 
applications. As already known, the impact of increase in underlap length on device 
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characteristics results from the relaxation of lateral electric-field along the underlap region. 
This means that the increase in underlap length suppresses the threshold voltage variation as 
well as suppressing short-channel effects, indicating that the underlap S/D structure will be 
very useful for the fabrication of short-channel devices. In addition, the thickness of the SOI 
layer directly impacts the maximization of drive current (i. e. minimization of intrinsic delay 
time). So, the SOI layer thickness and the underlap length must be carefully determined. 
On the other hand, analog RF characteristics are also influenced in use of underlap region. 
Since the fringe capacitance is reduced in the introduction of underlap region, the effective 
gate capacitance is also reduced, while voltage gain of the device rises. Since the apparent 
rise in cut-off frequency stems from the reduction of voltage gain, the advancement of analog 
performance is inherently limited. 
Use of a high-k gate dielectric reduces the GIDL current, while the short-channel effects 
are degraded. In the case of a very high dielectric constant, however, a very high electric-
field region appearing far from the gate edge becomes a new source of high GIDL current. So, 
optimization of the dielectric constant of the gate insulator is required. 
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